

Full wave Analysis of Isolated Pockets to Improve Isolation performances in Silicon based Technology.

D. Bajon*, S. Wane**, H. Baudrand** and P. Gamand***

*SUPAERO 10 av. Ed. Belin, 31055 Toulouse-France bajon@supaero.fr, **ENSEEIH 2 rue Camichel 31071

Toulouse-France ***Philips Semiconductors 2 rue de la girafe - 14079 Caen - France.

Abstract — This paper presents a versatile full wave analysis tool in which isolation pockets in IC's are readily introduced to perform intensive EM simulation including efficient introduction of via interconnects through metal levels. Obtained results are favorably compared to recent experimental published results.

I. INTRODUCTION

To face the necessity of improving isolation capabilities of systems sensitive blocks, with the constant increase of the microprocessors frequency clock, investigations of Mixed Signal IC's designers lead to new isolation pattern configurations. Among the recently proposed substrate isolation patterns, Isolation Pockets have demonstrated significant improvement of pad to pad isolation performances as experimentally verified in [1]. Authors of [1], to describe silicon substrate coupling effects proposed an analysis based on RC network models. Thus, to find out the equivalent circuit model parameters, an extraction technique consisting of equating the measured S-parameters-data and analytical derived expressions is considered. Such extraction to be performed, intensive measurements with different resistivity ranges are required (5~8 $\Omega\cdot\text{cm}$, 25~50 $\Omega\cdot\text{cm}$ and 2k $\Omega\cdot\text{cm}$). On the other hand, although RC network models allow the electrical representation of the

investigated structure to be estimated, they find difficult ways to account for electromagnetic couplings between guard-rings and between guard-ring and pads connections, since CAD modeling of through via consider via as an isolated element even when constituting via fence or guard rings. Guard-rings constituting isolated pocket can be considered as via fence as presented in [2-4]. To account for disturbing EM couplings of different nature, EM analysis is inescapable [5-8] for an accurate full wave modeling exempting intensive measurements.

In this paper, we propose the investigation of pad to pad isolation capabilities in standard CMOS integrated circuits in presence of isolated pockets (IP), from an original full wave analysis saving considerable computational effort. The isolated pockets are accurately modeled using a simple and efficient EM approach in the spatial domain.

II. FULLWAVE ANALYSIS

A wave approach for multilayer circuits.

Let us consider for the beginning the combinations of tangential fields relatively to a surface X given by

$$\begin{bmatrix} A_{t,x}^s \\ B_{t,x}^s \end{bmatrix} = \frac{1}{2\sqrt{Z}} \begin{bmatrix} 1 & Z \\ 1 & -Z \end{bmatrix} \begin{bmatrix} E_{t,x}^s \\ J_{t,x}^s \end{bmatrix} \quad (1)$$

in which Z is a reference wave impedance, $J_i = H_i \wedge n_i$




Fig.1. Structure pattern layout with one or two Isolated Pockets (a) – Cross-section of the structure with different metallization levels (b) - $h_{Si}=220\ \mu\text{m}$, $h_{Ox}=0.95\ \mu\text{m}$ - $t=0.8\ \mu\text{m}$.

n_i being the outgoing normal on side $i=1,2$ with $u = x,y$. Although the "waves" defined in (1) are tangential vectors, it will be seen convenient later on to consider A and B in (1) as incoming (incident) and outgoing (reflected) waves relatively to the considered surface. From this point, the starting notice is that any kind of boundary condition impressed on the surface of a printed circuit by its patterns admits a transfer representation :

$$\begin{bmatrix} B_{1,u}^X \\ B_{2,u}^X \end{bmatrix} = \hat{S}^X \begin{bmatrix} A_{1,u}^X \\ A_{2,u}^X \end{bmatrix} \quad (2)$$

Hence, multilevel circuits result in relationships such as :

$$\begin{bmatrix} B_{1,u}^X \\ B_{1,u}^Y \end{bmatrix} = \begin{bmatrix} \hat{S}^X & \hat{C}^{X,Y} \\ \hat{C}^{Y,X} & \hat{S}^Y \end{bmatrix} \begin{bmatrix} A_{1,u}^X \\ A_{1,u}^Y \end{bmatrix} \quad (3)$$

between tangential fields in which $\hat{C}^{X,Y}$ represents the local coupling between parts of circuits in levels X and Y as for instance in presence of via interconnects.

Fullwave analysis.

In each homogenous layer between printed circuits, tangential fields are linked by integral relations derived from Green equations. Then, at each stage of a multilayered structure, tangential fields satisfy both, conditions on the surface according to the metallic and interconnect pattern and, integral relations. Standard integral formulations rely on the substitution of the first type of conditions into the later one which provides the integral equation and the subsequent integral operator to invert during the resolution. Nevertheless, from the definition of the waves in (1), the integral equation can emerge broken down into two parts following the block diagram in Fig 2 which suggests an iterative resolution procedure.




Fig. 2 Block diagram of the integral equation in terms of waves.

From the operators in Fig.2, the standard integral formulation states the solution as $A = (\hat{I} - \hat{\Gamma}\hat{S})^{-1} B_0$, \hat{I} and $\hat{\Gamma}$ being respectively the identity and Green operators. τ and τ^{-1} are unitary transforms allowing the calculation to be performed in the spatial and/or spectral domain, as convenient, and the convergence driving condition

considers the response to the excitation source B_0 which acts as initial solution for the iterative resolution scheme.

Via-Hole Modeling.

Metal strips impose to the components of the tangential electric fields the condition :

$$E_{i,u}^X = 0 \quad (4)$$

what ever the side i of the considered strip X and for both components $u = \perp, //$ respectively directed, in reference to the strip direction, in the perpendicular and longitudinal directions. The via connection between the two strips in Fig.3 impresses, to the longitudinal tangential components in the place of the via, instead of (4), the conditions :

$$(a) E_{2,u}^I = -E_{1,u}^{II} \text{ and } (b) \begin{cases} J_{1,u}^I = J_{1,u}^{II} \\ J_{2,u}^I = J_{2,u}^{II} \end{cases} \quad (5)$$

which express, due to the really short length of the via, a neglectable phase displacement across the via (5-a) while condition (5-b) traduces the transposition of the magnetic field distribution from strip I to strip II and preserves the conservation of the current density.




Fig. 3 Via-holes interconnect between strip I and II

In terms of waves, the above conditions introduced in (3)

give, with $\tau(u) = \begin{cases} 1 & \text{if } u = // \\ 0 & \text{if } u = \perp \end{cases}$,

$$\hat{C}^{X,Y} = (1 + \alpha_{12}^*) \begin{bmatrix} \alpha_{11}^* - 1 & -2\alpha_{11}^* \\ 2\alpha_{11}^* & 1 - \alpha_{11}^* \end{bmatrix} \text{ with } \alpha_{12} = \tau(u) \sqrt{Z_2/Z_1} \quad (6)$$

Via crossing from metal M_i to metal M_{i+1} , in Fig.1, out-diagonal blocks in (3) are built step by step following (6). In this way, interconnect description does not introduce any additional expense in computation time

III. SIMULATION RESULTS

Insertion and isolation between pads in Fig.1 are presented in Fig.4 against frequency for different spacing d . The isolation decreasing as frequency grows, 15 dB shift is observed, all over the frequency range, between the 10 and 70 μm separation cases. Fig 5-a demonstrates an effectiveness around 10 dB in the upper part of the frequency band for an isolation pocket designed, as in [1], between M1 and the resistive substrate.





Fig.4 Influence of the pad spacing against the frequency on the transmission parameter S_{12} (a) and on the insertion parameter S_{11} (b).





Fig.5 Effects of the isolation pockets on the transmission parameter S_{12} and on the insertion parameter S_{11} (a), Evolution against the frequency of the real part of the admittance Y_{12} for different spacing between pads (b).





Fig.6 Effects of the two isolation pockets on the transmission parameter S_{12} against the frequency (a) and Distribution of the current density $J_x(x, y)$ (b) at 12 GHz with a 10 μm pad spacing.

Tab.1 Comparison with measurements from [1].

P Si Substrate Resistivity	Transmission Parameter (in dB) Without Isolated Pocket								Transmission parameter (in dB) With One Isolated Pocket							
	@ 2 GHz		@ 4 GHz		@ 6 GHz		@ 8 GHz		@ 2 GHz		@ 4 GHz		@ 6 GHz		@ 8 GHz	
5-8 $\Omega\cdot\text{cm}$	-37.4	-31.0	-33.5	-29.0	-30.3	-28.0	-28.2	-30.5	-47.5	-44.0	-45.0	-43.5	-43.0	-43.0	-41.0	-42.0
25-50 $\Omega\cdot\text{cm}$	-42.5	-40.0	-39.0	-37.0	-36.4	-35.0	-33.3	-34.0	-53.3	-55.5	-51.1	-53.0	-48.2	-50.0	-45	-47.5
<div style="display: flex; justify-content: space-between; align-items: center;"> <div> <div style="border: 1px solid black; width: 10px; height: 10px; display: inline-block;"></div> : Measurement from [1] - <div style="border: 1px solid black; width: 10px; height: 10px; display: inline-block;"></div> : Our modeling approach. </div> <div> $d=35\text{ }\mu\text{m}$ $w=10\text{ }\mu\text{m}$ $\Delta x=100\text{ }\mu\text{m}$ $\Delta y=100\text{ }\mu\text{m}$ $\Delta p=5\text{ }\mu\text{m}$ </div> </div>																

In Fig 5-b, the frequency dependence between 2 and 12 GHz of the real part of the Y_{12} parameter, which stands for $1/R'_i$ in [1], is displayed for different values of d , the substrate resistivity being 25 $\Omega\cdot\text{cm}$. This dependence confirms the substrate resistivity influence on the deterioration of the isolation performances which are rapidly degraded between 2 and 4 GHz. In Fig 6-a, two guard rings are considered with a 60 μm spacing between pads ; the isolation which has, in that case, to be compared with the results in Fig 5-a, is seen increasing with frequency due to the low spacing between the two guard rings (see Fig 6-a) but ever greater than 35 dB, its minimum value in Fig 5-b. Fig 6-b illustrates the current distribution which appears with comparable intensity in both rings.

Table 1 summarizes the comparison between measurements given in [1] and the above approach. Results of the proposed simulation and the measurements are fairly comparable, discrepancy between the two results being around 2 dB except in the lower frequency range. In that case a quasi-static approach can complete the investigation but, it should be notice that in these simulations, 5 μm spacing between via is considered while this data, known to be with little impact on the effects of via fence [6], was not available in reference [1].

IV. CONCLUSIONS

Without resorting to intensive measurements, extricate mixed effects of substrate resistivity, frequency and ground vicinity on isolation capability of circuits in silicon based technology is the task of the EM approach presented here. Interconnects like via are not simulated as isolated elements but included in their actual environment. Introducing the via in the description of the surface rather than in the integral operator provides effective results without inducing any supplementary computation effort. The coupling between vias and the parallel plate mode, here neglected, is assumed to have little influence in such environment, the spacing and the coupling between via being thought more significant.

To reinforce isolation capability by introducing isolation pocket for each pad connection, a special care must be taken towards the spacing between Guard rings that requires to be greater than a certain minimum value

for an effective isolation. In regard to the used typical values here considered, this minimum value was greater than 10 μm .

REFERENCES

- [1] W. Jin, Y. Eo, J. I. Shim, W. R. Eisenstadt, M. Y. Park "Silicon Substrate Coupling Noise Modeling, Analysis, and Experimental Verification for Mixed Signal Integrated Circuit Design", *IEEE MTT-S 2001*, TH3A-3 pp.1727-1730.
- [2] J. Gipprich "A New Via Fence Structure for Crosstalk Reduction in High Density Stripline Packages", *IEEE MTT-S 2001*, TH3A-1 pp.1719-1722.
- [3] J.Zheng, Yeon-Chang Hahm,V.K.Tripathi, A.Weisshaar "CAD-Oriented Equivalent-Circuit Modeling of On-Chip Interconnects on Lossy Silicon Substrate", *IEEE Trans. on MTT*, vol.48 pp.445-450, September 2000.
- [4] J.Bernal, F.Medina, R.Boix,M.Horno "Fast Full-Wave Analysis of Multistrip Transmission Lines Based on MPIE and Complex Image Theory", *IEEE Trans. on MTT*, vol.48 pp. 445-450, March 2000.
- [5] G. E. Ponchak, E. M. Tentzeris, J. Papapolymerou "Coupling Between Microstrip Lines Embedded in Polyimide Layers for 3D-MMICs on Si", *IEEE MTT-S 2001*, TH3A-2 pp.1723-1726.
- [6] R. Abhari, G. V. Eleftheriades, Emilie van Deventer-Perkins "Physics-Based CAD Models for the Analysis of vias in Parallel-Plate Environments", *IEEE Trans. on MTT*, vol.49 pp.1697-1707, October 2001.
- [7] P. Mezzanotte, M. Mongiardo, L. Roselli, R. Sorrentino, W. Heinrich "Analysis of Packaged Microwave Integrated Circuits by FDTD", *IEEE Trans. on MTT*, vol.42 pp.1796-1800, September 1994.
- [8] R. Sorrentino, F. Alessandri, M. Mongiardo, G. Avitabile, L. Roselli "Full-Wave Modeling of Via Hole Grounds in Microstrip by three-Dimensional Mode Matching Technique", *IEEE Trans. on MTT*, vol.40 pp.2228-2233, December 1992.